

Project ANR INSCOOP

Task 4: SUBSTRATE PATTERNING AND SITE CONTROLLED CATALYST ON SOI WAVEGUIDE

T4.1 : Catalyst patterning on Si (or STO/Si) and on SiO₂/Si (or SiO₂ / STO/Si) (LTM-INL)

T4.1.1 Catalyst patterning on full sheet Si (or STO/Si) substrates (LTM)

T4.1.2 Catalyst patterning on SiO₂ /Si (or SiO₂ /STO/Si) (INL + LTM)

T4.2: Catalyst patterning on SOI waveguides (CEA, LTM)

T4.2.1 SOI waveguides (CEA)

T4.2.2 Catalyst patterning on SOI waveguides (CEA + LTM)

Bassem Salem-LTM

Pedro Rojo-Romeo-INL

Jean-Marc Fedeli / Badhise Ben Bakir-CEA-Leti

Deliverables of T4

D4.1 : PtIn and In catalysts patterning on silicon substrates	M12 (M0 to M12)
D4.2 : PtIn and In catalysts patterning on nanoholes-SiO ₂ /Si(001)	M12 (M6 to M12)
D4.3 : PtIn and In catalysts patterning on STO/Si(001)	M24 (M12 to M24)
D4.4 : Waveguides on SOI	M12 (M6 to M12)
D4.5 : Catalyst patterning on SOI waveguide	M18 (M12 to M18)

Potential blocking points and associated milestones





- Problem of STO etching?
- Growth on patterned substrate : InP deposition at the edge of the waveguide

Milestones :

Do we add an additional technological step to remove InP from the edges of the waveguide?

Savoir faire LTM: localisation des catalyseurs

Localisation des catalyseurs par e-beam : diamètre 50-300 nm





B. Salem INSCOOP 04/11/2011



Localisation de plots d' Au (EBL-PTA)



Localisation des catalyseurs dans une cavité (SiO_2) « masquer PTA »



Dépôt d'Au+lift-off




Croissance de nanofils

Savoir faire de l'INL

Croissance de nanofils contrôlée spatialement

Marques en lithographie optique





Résultats passés (InP et Si)

InP

InP <111>

Surface pleine
50 μ m x 50 μ m






Sur plots Au localisés
(lithographie électronique)

Résultats passés (InP et Si)

Si

Si <111>
Plots In/Au




**Problème de la taille des
plots de catalyseur**

Croissance sélective sur masque de silice

(Stage M1 Cao Ruping)


- Croissance sélective de nanofils InP sur substrat Si masqué
- Masquage par lithographie électronique et gravure
- Avec et sans catalyseur

Substrats étudiés








Process

Sans catalyseur :
Ouverture des
sites de croissance
par RIE



Avec catalyseur :
Ouverture des
sites de croissance
par voie chimique,
puis lift-off de
métal


Réseaux de trous de 50 nm à 300 nm



Problème : ouverture résine et silice pour les plus petits diamètres (50nm) non résolue


AFM

Si <100> 30nm SiO₂ (PMMA monocouche, gravure Silice RIE 3').




- AFM ($1\mu\text{m} \times 1\mu\text{m}$) sur Si $\langle 100 \rangle$ 30nm SiO₂ (PMMA monocouche gravure RIE 10').


a)
50nm array



b)
100nm array








c)
150nm array



Croissance MBE (premiers essais)


Si <100> 30nm SiO₂,
RIE 5'.
Épitaxie :
In (1") / In + P (10"),
450°C.
Rapport V/III : 10






- **caractérisation des profils des sites de croissance difficile**
 - **RIE (profondeur suffisante) / BOE (élargissement des trous)**
- **Localisation de la croissance d'InP, mais pas de nanofils**
 - **conditions de lithographie / dépôt à optimiser**
 - **conditions de croissance à optimiser**


Photonic integrated circuits @CEA-Leti




Ge-on-Si integrated photodetector





InP-on-Si integrated laser



Silicon optical modulator




InP-on-Si integrated laser




MUX & DEMUX



Silicon-On-Insulator waveguide




Optical switch



InGaAs on Si integrated photodetector



Inverted taper



Grating coupler



T4.2.1 SOI waveguide (CEA)

- CEA will contribute towards the design and realization of the passive waveguides. It includes:
 - the SOI **waveguides** (Strip or rib configuration),
 - **tapering section** between the NW area and the waveguide
 - as well as **coupling structures** (**grating couplers** or **inverted tapers**) to couple the light off the chip.

This task will be made in close collaboration with the tasks T5.1 to optimize the design of SOI waveguides. The passive waveguides will then be fabricated on 200 mm SOI wafers using 193 nm DUV lithography.







Passive silicon circuitry

- Waveguides
- Adiabatic transitions
- Splitters (wavelength, polarization)
- Polarization rotator
- MMI
- Resonators
- AWG (MUX, DMUX)
- oNoC (lambda-router)
- Slow wave structure, etc...






Ey

Ex




Si waveguide

Silicon optical waveguides



Propagation losses:




- Strip waveguide <3dB/cm
- Rib waveguide <1dB/cm



High refractive index difference with SiO₂

$$n_{\text{Si}}=3.5$$
$$n_{\text{SiO}_2}=1.45$$

Edge fiber coupler



Edge fiber coupler

